Silicon Labs /Series0 /EZR32HG /EZR32HG320F32R55 /PRS /TRACECTRL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as TRACECTRL

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (TSTARTEN)TSTARTEN 0 (PRSCH0)TSTART 0 (TSTOPEN)TSTOPEN 0 (PRSCH0)TSTOP

TSTOP=PRSCH0, TSTART=PRSCH0

Description

MTB Trace Control Register

Fields

TSTARTEN

PRS TSTART Enable

TSTART

MTB TSTART PRS select

0 (PRSCH0): PRS ch 0 is controlling TSTART.

1 (PRSCH1): PRS ch 1 is controlling TSTART.

2 (PRSCH2): PRS ch 2 is controlling TSTART.

3 (PRSCH3): PRS ch 3 is controlling TSTART.

4 (PRSCH4): PRS ch 4 is controlling TSTART.

5 (PRSCH5): PRS ch 5 is controlling TSTART.

TSTOPEN

PRS TSTOP Enable

TSTOP

MTB TSTOP PRS select

0 (PRSCH0): PRS ch 0 is controlling TSTOP.

1 (PRSCH1): PRS ch 1 is controlling TSTOP.

2 (PRSCH2): PRS ch 2 is controlling TSTOP.

3 (PRSCH3): PRS ch 3 is controlling TSTOP.

4 (PRSCH4): PRS ch 4 is controlling TSTOP.

5 (PRSCH5): PRS ch 5 is controlling TSTOP.

Links

() ()